bunnei
|
c0d22d56d6
|
Merge pull request #269 from N00byKing/icontoyuzu
CITRA_ICON -> YUZU_ICON
|
8 years ago |
|
N00byKing
|
4023ee09fc
|
CITRA_ICON -> YUZU_ICON
|
8 years ago |
|
bunnei
|
03e2f21aa0
|
Merge pull request #264 from valentinvanelslande/cmd-dynarmic
yuzu_cmd: change default cpu core to dynarmic
|
8 years ago |
|
Valentin Vanelslande
|
96b4fc4206
|
yuzu_cmd: change default cpu core to dynarmic
|
8 years ago |
|
Valentin Vanelslande
|
a105e0f72d
|
default_ini: change default cpu core to dynarmic
|
8 years ago |
|
bunnei
|
b5f6fc64f8
|
Merge pull request #263 from N00byKing/non3ds
Remove more N3DS References
|
8 years ago |
|
N00byKing
|
35d617d342
|
Remove more N3DS References
|
8 years ago |
|
bunnei
|
60d64da665
|
Merge pull request #261 from mailwl/spl
Service/spl: add module and services
|
8 years ago |
|
mailwl
|
e0d1e257a8
|
Service/spl: add module and services
|
8 years ago |
|
bunnei
|
3a37f55067
|
Merge pull request #258 from Subv/gpu_attribs
GPU: Added vertex attrib format and triangle topology registers
|
8 years ago |
|
bunnei
|
40ec71f2ec
|
Merge pull request #260 from N00byKing/3535
Implement Pull #3535 from citra: CMake: Set EMU_ARCH_BITS in CMakeLists.txt
|
8 years ago |
|
bunnei
|
0465ca474a
|
Merge pull request #259 from N00byKing/usehttps
Use HTTPS for lz4
|
8 years ago |
|
N00byKing
|
9b619405e9
|
CMake: Set EMU_ARCH_BITS in CMakeLists.txt
|
8 years ago |
|
N00byKing
|
634f6cf645
|
Use HTTPS for Submodule lz4
|
8 years ago |
|
bunnei
|
b50a73f3f5
|
Merge pull request #257 from mailwl/vi-module
Service/vi: convert services to module
|
8 years ago |
|
Subv
|
f3a5328f09
|
GPU: Added vertex attribute format registers.
|
8 years ago |
|
mailwl
|
eaf65829ca
|
Service/vi: convert services to module
|
8 years ago |
|
Subv
|
a569ee8a58
|
GPU: Added registers for the number of vertices to render.
|
8 years ago |
|
bunnei
|
766c6de88d
|
Merge pull request #254 from bunnei/port-citra-renderer
Port Citra OpenGL rasterizer code
|
8 years ago |
|
bunnei
|
ffbd925d0f
|
Merge pull request #256 from mailwl/fatal
Service: add fatal:u, fatal:p services
|
8 years ago |
|
mailwl
|
ce7e0e503b
|
Service: add fatal:u, fatal:p services
|
8 years ago |
|
bunnei
|
188a685e73
|
renderer_gl: Port boilerplate rasterizer code over from Citra.
|
8 years ago |
|
bunnei
|
e0f3facd01
|
gl_shader_util: Sync latest version with Citra.
|
8 years ago |
|
bunnei
|
756e14027a
|
renderer_gl: Port over gl_shader_gen module from Citra.
|
8 years ago |
|
Mat M
|
9b5ae0daf5
|
Merge pull request #253 from Subv/rt_depth
GPU: Added registers for color and Z buffers.
|
8 years ago |
|
bunnei
|
f1e9d5404d
|
renderer_gl: Port over gl_shader_decompiler module from Citra.
|
8 years ago |
|
bunnei
|
a533c3398c
|
renderer_gl: Port over gl_rasterizer_cache module from Citra.
|
8 years ago |
|
bunnei
|
ac51a39abf
|
gl_resource_manager: Sync latest version with Citra.
|
8 years ago |
|
bunnei
|
52bfc102bc
|
renderer_gl: Port over gl_stream_buffer module from Citra.
|
8 years ago |
|
bunnei
|
3cd8e8a062
|
externals: Update Glad to latest version used by Citra.
|
8 years ago |
|
bunnei
|
b1ceeb5c42
|
gl_state: Sync latest version with Citra.
|
8 years ago |
|
Subv
|
3e645f5595
|
GPU: Added Z buffer registers to Maxwell3D's reg structure.
|
8 years ago |
|
Subv
|
b942bfbb13
|
GPU: Added the render target (RT) registers to Maxwell3D's reg structure.
|
8 years ago |
|
bunnei
|
bb2083fd8d
|
Merge pull request #252 from N00byKing/3064
Implement Pull #3064 from citra: Clean all format warnings (Yuzu-specific format warnings cleared too)
|
8 years ago |
|
N00byKing
|
d3bdad2aaa
|
Clang Fixes
|
8 years ago |
|
N00byKing
|
f69c369cfb
|
oops
|
8 years ago |
|
N00byKing
|
8d34c0d2a0
|
More Warning cleanups
|
8 years ago |
|
N00byKing
|
1212e9e231
|
Clean Warnings (?)
|
8 years ago |
|
bunnei
|
70d45b2a59
|
Merge pull request #251 from Subv/tic_tsc
GPU: Added TIC and TSC registers to the Maxwell3D register structure.
|
8 years ago |
|
Subv
|
c0f954906c
|
GPU: Added the TSC registers to the Maxwell3D register structure.
|
8 years ago |
|
Subv
|
f6e3d3aa1a
|
GPU: Added the TIC registers to the Maxwell3D register structure.
|
8 years ago |
|
bunnei
|
8d9b2cb438
|
Merge pull request #193 from N00byKing/3184_2_robotic_boogaloo
Implement Pull #3184 from citra: core/arm: Improve timing accuracy before service calls in JIT (Rebased)
|
8 years ago |
|
bunnei
|
341925e40a
|
Merge pull request #250 from bunnei/buffer-dequeue-wait
vi: TransactParcel DequeueBuffer should wait current thread
|
8 years ago |
|
bunnei
|
e5f0affc54
|
Merge pull request #249 from Subv/macro_E1A
GPU: Implement macro 0xE1A BindTextureInfoBuffer in HLE.
|
8 years ago |
|
bunnei
|
bae5ccd6d2
|
vi: Remove DequeueBuffer and wait until next available buffer.
|
8 years ago |
|
bunnei
|
7750edae39
|
hle_ipc: Add SleepClientThread to block current thread within HLE routines.
|
8 years ago |
|
bunnei
|
01d72e813e
|
hle_ipc: Use shared_ptr instead of unique_ptr to allow copies.
|
8 years ago |
|
bunnei
|
479400acc8
|
hle_ipc: Remove GetPointer(..) usage with WriteToOutgoingCommandBuffer.
|
8 years ago |
|
bunnei
|
d6c27e6b28
|
thread: Add THREADSTATUS_WAIT_HLE_EVENT, remove THREADSTATUS_WAIT_ARB.
|
8 years ago |
|
Subv
|
36c527131f
|
GPU: Implement macro 0xE1A BindTextureInfoBuffer in HLE.
This macro simply sets the current CB_ADDRESS to the texture buffer address for the input shader stage.
|
8 years ago |
