|
|
|
@ -19,12 +19,12 @@ u32 ShaderIR::DecodeArithmeticHalfImmediate(NodeBlock& bb, u32 pc) { |
|
|
|
const auto opcode = OpCode::Decode(instr); |
|
|
|
|
|
|
|
if (opcode->get().GetId() == OpCode::Id::HADD2_IMM) { |
|
|
|
if (instr.alu_half_imm.ftz != 0) { |
|
|
|
LOG_WARNING(HW_GPU, "{} FTZ not implemented", opcode->get().GetName()); |
|
|
|
if (instr.alu_half_imm.ftz == 0) { |
|
|
|
LOG_DEBUG(HW_GPU, "{} without FTZ is not implemented", opcode->get().GetName()); |
|
|
|
} |
|
|
|
} else { |
|
|
|
if (instr.alu_half_imm.precision != Tegra::Shader::HalfPrecision::None) { |
|
|
|
LOG_WARNING(HW_GPU, "{} FTZ not implemented", opcode->get().GetName()); |
|
|
|
if (instr.alu_half_imm.precision != Tegra::Shader::HalfPrecision::FTZ) { |
|
|
|
LOG_DEBUG(HW_GPU, "{} without FTZ is not implemented", opcode->get().GetName()); |
|
|
|
} |
|
|
|
} |
|
|
|
|
|
|
|
|