|
|
@ -3886,7 +3886,6 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) { |
|
|
#endif
|
|
|
#endif
|
|
|
arm_inst* inst_base; |
|
|
arm_inst* inst_base; |
|
|
unsigned int addr; |
|
|
unsigned int addr; |
|
|
unsigned int phys_addr; |
|
|
|
|
|
unsigned int num_instrs = 0; |
|
|
unsigned int num_instrs = 0; |
|
|
|
|
|
|
|
|
int ptr; |
|
|
int ptr; |
|
|
@ -3905,8 +3904,6 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) { |
|
|
else |
|
|
else |
|
|
cpu->Reg[15] &= 0xfffffffc; |
|
|
cpu->Reg[15] &= 0xfffffffc; |
|
|
|
|
|
|
|
|
phys_addr = cpu->Reg[15]; |
|
|
|
|
|
|
|
|
|
|
|
// Find the cached instruction cream, otherwise translate it...
|
|
|
// Find the cached instruction cream, otherwise translate it...
|
|
|
auto itr = cpu->instruction_cache.find(cpu->Reg[15]); |
|
|
auto itr = cpu->instruction_cache.find(cpu->Reg[15]); |
|
|
if (itr != cpu->instruction_cache.end()) { |
|
|
if (itr != cpu->instruction_cache.end()) { |
|
|
|