Browse Source
Merge pull request #2042 from bunnei/dynarmic
Merge pull request #2042 from bunnei/dynarmic
Interface ARM CPU JIT (Dynarmic)pull/15/merge
committed by
GitHub
19 changed files with 319 additions and 48 deletions
-
23.gitmodules
-
10CMakeLists.txt
-
2externals/boost
-
1externals/dynarmic
-
1src/citra/config.cpp
-
4src/citra/default_ini.h
-
2src/citra_qt/config.cpp
-
5src/citra_qt/configure_general.cpp
-
20src/citra_qt/configure_general.ui
-
2src/common/microprofile.h
-
6src/core/CMakeLists.txt
-
9src/core/arm/arm_interface.h
-
174src/core/arm/dynarmic/arm_dynarmic.cpp
-
50src/core/arm/dynarmic/arm_dynarmic.h
-
17src/core/arm/dyncom/arm_dyncom.cpp
-
3src/core/arm/dyncom/arm_dyncom.h
-
19src/core/core.cpp
-
18src/core/hle/kernel/thread.cpp
-
1src/core/settings.h
@ -1,15 +1,18 @@ |
|||||
[submodule "inih"] |
[submodule "inih"] |
||||
path = externals/inih/inih |
|
||||
url = https://github.com/svn2github/inih |
|
||||
|
path = externals/inih/inih |
||||
|
url = https://github.com/svn2github/inih |
||||
[submodule "boost"] |
[submodule "boost"] |
||||
path = externals/boost |
|
||||
url = https://github.com/citra-emu/ext-boost.git |
|
||||
|
path = externals/boost |
||||
|
url = https://github.com/citra-emu/ext-boost.git |
||||
[submodule "nihstro"] |
[submodule "nihstro"] |
||||
path = externals/nihstro |
|
||||
url = https://github.com/neobrain/nihstro.git |
|
||||
|
path = externals/nihstro |
||||
|
url = https://github.com/neobrain/nihstro.git |
||||
[submodule "soundtouch"] |
[submodule "soundtouch"] |
||||
path = externals/soundtouch |
|
||||
url = https://github.com/citra-emu/ext-soundtouch.git |
|
||||
|
path = externals/soundtouch |
||||
|
url = https://github.com/citra-emu/ext-soundtouch.git |
||||
[submodule "catch"] |
[submodule "catch"] |
||||
path = externals/catch |
|
||||
url = https://github.com/philsquared/Catch.git |
|
||||
|
path = externals/catch |
||||
|
url = https://github.com/philsquared/Catch.git |
||||
|
[submodule "dynarmic"] |
||||
|
path = externals/dynarmic |
||||
|
url = https://github.com/MerryMage/dynarmic.git |
||||
@ -1 +1 @@ |
|||||
Subproject commit 2dcb9d979665b6aabb1635c617973e02914e60ec |
|
||||
|
Subproject commit f005c955f8147a29667aa0b65257abc3dd520b0c |
||||
@ -0,0 +1,174 @@ |
|||||
|
// Copyright 2016 Citra Emulator Project
|
||||
|
// Licensed under GPLv2 or any later version
|
||||
|
// Refer to the license.txt file included.
|
||||
|
|
||||
|
#include "common/assert.h"
|
||||
|
#include "common/microprofile.h"
|
||||
|
|
||||
|
#include <dynarmic/dynarmic.h>
|
||||
|
|
||||
|
#include "core/arm/dynarmic/arm_dynarmic.h"
|
||||
|
#include "core/arm/dyncom/arm_dyncom_interpreter.h"
|
||||
|
#include "core/core.h"
|
||||
|
#include "core/core_timing.h"
|
||||
|
#include "core/hle/svc.h"
|
||||
|
#include "core/memory.h"
|
||||
|
|
||||
|
static void InterpreterFallback(u32 pc, Dynarmic::Jit* jit, void* user_arg) { |
||||
|
ARMul_State* state = static_cast<ARMul_State*>(user_arg); |
||||
|
|
||||
|
state->Reg = jit->Regs(); |
||||
|
state->Cpsr = jit->Cpsr(); |
||||
|
state->Reg[15] = pc; |
||||
|
state->ExtReg = jit->ExtRegs(); |
||||
|
state->VFP[VFP_FPSCR] = jit->Fpscr(); |
||||
|
state->NumInstrsToExecute = 1; |
||||
|
|
||||
|
InterpreterMainLoop(state); |
||||
|
|
||||
|
bool is_thumb = (state->Cpsr & (1 << 5)) != 0; |
||||
|
state->Reg[15] &= (is_thumb ? 0xFFFFFFFE : 0xFFFFFFFC); |
||||
|
|
||||
|
jit->Regs() = state->Reg; |
||||
|
jit->Cpsr() = state->Cpsr; |
||||
|
jit->ExtRegs() = state->ExtReg; |
||||
|
jit->SetFpscr(state->VFP[VFP_FPSCR]); |
||||
|
} |
||||
|
|
||||
|
static bool IsReadOnlyMemory(u32 vaddr) { |
||||
|
// TODO(bunnei): ImplementMe
|
||||
|
return false; |
||||
|
} |
||||
|
|
||||
|
static Dynarmic::UserCallbacks GetUserCallbacks(ARMul_State* interpeter_state) { |
||||
|
Dynarmic::UserCallbacks user_callbacks{}; |
||||
|
user_callbacks.InterpreterFallback = &InterpreterFallback; |
||||
|
user_callbacks.user_arg = static_cast<void*>(interpeter_state); |
||||
|
user_callbacks.CallSVC = &SVC::CallSVC; |
||||
|
user_callbacks.IsReadOnlyMemory = &IsReadOnlyMemory; |
||||
|
user_callbacks.MemoryRead8 = &Memory::Read8; |
||||
|
user_callbacks.MemoryRead16 = &Memory::Read16; |
||||
|
user_callbacks.MemoryRead32 = &Memory::Read32; |
||||
|
user_callbacks.MemoryRead64 = &Memory::Read64; |
||||
|
user_callbacks.MemoryWrite8 = &Memory::Write8; |
||||
|
user_callbacks.MemoryWrite16 = &Memory::Write16; |
||||
|
user_callbacks.MemoryWrite32 = &Memory::Write32; |
||||
|
user_callbacks.MemoryWrite64 = &Memory::Write64; |
||||
|
return user_callbacks; |
||||
|
} |
||||
|
|
||||
|
ARM_Dynarmic::ARM_Dynarmic(PrivilegeMode initial_mode) { |
||||
|
interpreter_state = std::make_unique<ARMul_State>(initial_mode); |
||||
|
jit = std::make_unique<Dynarmic::Jit>(GetUserCallbacks(interpreter_state.get())); |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SetPC(u32 pc) { |
||||
|
jit->Regs()[15] = pc; |
||||
|
} |
||||
|
|
||||
|
u32 ARM_Dynarmic::GetPC() const { |
||||
|
return jit->Regs()[15]; |
||||
|
} |
||||
|
|
||||
|
u32 ARM_Dynarmic::GetReg(int index) const { |
||||
|
return jit->Regs()[index]; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SetReg(int index, u32 value) { |
||||
|
jit->Regs()[index] = value; |
||||
|
} |
||||
|
|
||||
|
u32 ARM_Dynarmic::GetVFPReg(int index) const { |
||||
|
return jit->ExtRegs()[index]; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SetVFPReg(int index, u32 value) { |
||||
|
jit->ExtRegs()[index] = value; |
||||
|
} |
||||
|
|
||||
|
u32 ARM_Dynarmic::GetVFPSystemReg(VFPSystemRegister reg) const { |
||||
|
if (reg == VFP_FPSCR) { |
||||
|
return jit->Fpscr(); |
||||
|
} |
||||
|
|
||||
|
// Dynarmic does not implement and/or expose other VFP registers, fallback to interpreter state
|
||||
|
return interpreter_state->VFP[reg]; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SetVFPSystemReg(VFPSystemRegister reg, u32 value) { |
||||
|
if (reg == VFP_FPSCR) { |
||||
|
jit->SetFpscr(value); |
||||
|
} |
||||
|
|
||||
|
// Dynarmic does not implement and/or expose other VFP registers, fallback to interpreter state
|
||||
|
interpreter_state->VFP[reg] = value; |
||||
|
} |
||||
|
|
||||
|
u32 ARM_Dynarmic::GetCPSR() const { |
||||
|
return jit->Cpsr(); |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SetCPSR(u32 cpsr) { |
||||
|
jit->Cpsr() = cpsr; |
||||
|
} |
||||
|
|
||||
|
u32 ARM_Dynarmic::GetCP15Register(CP15Register reg) { |
||||
|
return interpreter_state->CP15[reg]; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SetCP15Register(CP15Register reg, u32 value) { |
||||
|
interpreter_state->CP15[reg] = value; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::AddTicks(u64 ticks) { |
||||
|
down_count -= ticks; |
||||
|
if (down_count < 0) { |
||||
|
CoreTiming::Advance(); |
||||
|
} |
||||
|
} |
||||
|
|
||||
|
MICROPROFILE_DEFINE(ARM_Jit, "ARM JIT", "ARM JIT", MP_RGB(255, 64, 64)); |
||||
|
|
||||
|
void ARM_Dynarmic::ExecuteInstructions(int num_instructions) { |
||||
|
MICROPROFILE_SCOPE(ARM_Jit); |
||||
|
|
||||
|
jit->Run(static_cast<unsigned>(num_instructions)); |
||||
|
|
||||
|
AddTicks(num_instructions); |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::SaveContext(Core::ThreadContext& ctx) { |
||||
|
memcpy(ctx.cpu_registers, jit->Regs().data(), sizeof(ctx.cpu_registers)); |
||||
|
memcpy(ctx.fpu_registers, jit->ExtRegs().data(), sizeof(ctx.fpu_registers)); |
||||
|
|
||||
|
ctx.sp = jit->Regs()[13]; |
||||
|
ctx.lr = jit->Regs()[14]; |
||||
|
ctx.pc = jit->Regs()[15]; |
||||
|
ctx.cpsr = jit->Cpsr(); |
||||
|
|
||||
|
ctx.fpscr = jit->Fpscr(); |
||||
|
ctx.fpexc = interpreter_state->VFP[VFP_FPEXC]; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::LoadContext(const Core::ThreadContext& ctx) { |
||||
|
memcpy(jit->Regs().data(), ctx.cpu_registers, sizeof(ctx.cpu_registers)); |
||||
|
memcpy(jit->ExtRegs().data(), ctx.fpu_registers, sizeof(ctx.fpu_registers)); |
||||
|
|
||||
|
jit->Regs()[13] = ctx.sp; |
||||
|
jit->Regs()[14] = ctx.lr; |
||||
|
jit->Regs()[15] = ctx.pc; |
||||
|
jit->Cpsr() = ctx.cpsr; |
||||
|
|
||||
|
jit->SetFpscr(ctx.fpscr); |
||||
|
interpreter_state->VFP[VFP_FPEXC] = ctx.fpexc; |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::PrepareReschedule() { |
||||
|
if (jit->IsExecuting()) { |
||||
|
jit->HaltExecution(); |
||||
|
} |
||||
|
} |
||||
|
|
||||
|
void ARM_Dynarmic::ClearInstructionCache() { |
||||
|
jit->ClearCache(); |
||||
|
} |
||||
@ -0,0 +1,50 @@ |
|||||
|
// Copyright 2016 Citra Emulator Project |
||||
|
// Licensed under GPLv2 or any later version |
||||
|
// Refer to the license.txt file included. |
||||
|
|
||||
|
#pragma once |
||||
|
|
||||
|
#include <memory> |
||||
|
|
||||
|
#include <dynarmic/dynarmic.h> |
||||
|
|
||||
|
#include "common/common_types.h" |
||||
|
|
||||
|
#include "core/arm/arm_interface.h" |
||||
|
#include "core/arm/skyeye_common/armstate.h" |
||||
|
|
||||
|
namespace Core { |
||||
|
struct ThreadContext; |
||||
|
} |
||||
|
|
||||
|
class ARM_Dynarmic final : public ARM_Interface { |
||||
|
public: |
||||
|
ARM_Dynarmic(PrivilegeMode initial_mode); |
||||
|
|
||||
|
void SetPC(u32 pc) override; |
||||
|
u32 GetPC() const override; |
||||
|
u32 GetReg(int index) const override; |
||||
|
void SetReg(int index, u32 value) override; |
||||
|
u32 GetVFPReg(int index) const override; |
||||
|
void SetVFPReg(int index, u32 value) override; |
||||
|
u32 GetVFPSystemReg(VFPSystemRegister reg) const override; |
||||
|
void SetVFPSystemReg(VFPSystemRegister reg, u32 value) override; |
||||
|
u32 GetCPSR() const override; |
||||
|
void SetCPSR(u32 cpsr) override; |
||||
|
u32 GetCP15Register(CP15Register reg) override; |
||||
|
void SetCP15Register(CP15Register reg, u32 value) override; |
||||
|
|
||||
|
void AddTicks(u64 ticks) override; |
||||
|
|
||||
|
void SaveContext(Core::ThreadContext& ctx) override; |
||||
|
void LoadContext(const Core::ThreadContext& ctx) override; |
||||
|
|
||||
|
void PrepareReschedule() override; |
||||
|
void ExecuteInstructions(int num_instructions) override; |
||||
|
|
||||
|
void ClearInstructionCache() override; |
||||
|
|
||||
|
private: |
||||
|
std::unique_ptr<Dynarmic::Jit> jit; |
||||
|
std::unique_ptr<ARMul_State> interpreter_state; |
||||
|
}; |
||||
Write
Preview
Loading…
Cancel
Save
Reference in new issue