|
|
|
@ -106,16 +106,17 @@ u32 ShaderIR::DecodeMemory(NodeBlock& bb, u32 pc) { |
|
|
|
} |
|
|
|
break; |
|
|
|
} |
|
|
|
case OpCode::Id::LD_L: { |
|
|
|
LOG_DEBUG(HW_GPU, "LD_L cache management mode: {}", |
|
|
|
static_cast<u64>(instr.ld_l.unknown.Value())); |
|
|
|
|
|
|
|
const auto GetLmem = [&](s32 offset) { |
|
|
|
case OpCode::Id::LD_L: |
|
|
|
LOG_DEBUG(HW_GPU, "LD_L cache management mode: {}", static_cast<u64>(instr.ld_l.unknown)); |
|
|
|
[[fallthrough]]; |
|
|
|
case OpCode::Id::LD_S: { |
|
|
|
const auto GetMemory = [&](s32 offset) { |
|
|
|
ASSERT(offset % 4 == 0); |
|
|
|
const Node immediate_offset = Immediate(static_cast<s32>(instr.smem_imm) + offset); |
|
|
|
const Node address = Operation(OperationCode::IAdd, NO_PRECISE, GetRegister(instr.gpr8), |
|
|
|
immediate_offset); |
|
|
|
return GetLocalMemory(address); |
|
|
|
return opcode->get().GetId() == OpCode::Id::LD_S ? GetSharedMemory(address) |
|
|
|
: GetLocalMemory(address); |
|
|
|
}; |
|
|
|
|
|
|
|
switch (instr.ldst_sl.type.Value()) { |
|
|
|
@ -135,14 +136,16 @@ u32 ShaderIR::DecodeMemory(NodeBlock& bb, u32 pc) { |
|
|
|
return 0; |
|
|
|
} |
|
|
|
}(); |
|
|
|
for (u32 i = 0; i < count; ++i) |
|
|
|
SetTemporary(bb, i, GetLmem(i * 4)); |
|
|
|
for (u32 i = 0; i < count; ++i) |
|
|
|
for (u32 i = 0; i < count; ++i) { |
|
|
|
SetTemporary(bb, i, GetMemory(i * 4)); |
|
|
|
} |
|
|
|
for (u32 i = 0; i < count; ++i) { |
|
|
|
SetRegister(bb, instr.gpr0.Value() + i, GetTemporary(i)); |
|
|
|
} |
|
|
|
break; |
|
|
|
} |
|
|
|
default: |
|
|
|
UNIMPLEMENTED_MSG("LD_L Unhandled type: {}", |
|
|
|
UNIMPLEMENTED_MSG("{} Unhandled type: {}", opcode->get().GetName(), |
|
|
|
static_cast<u32>(instr.ldst_sl.type.Value())); |
|
|
|
} |
|
|
|
break; |
|
|
|
|