|
|
|
@ -532,7 +532,21 @@ public: |
|
|
|
INSERT_PADDING_WORDS(0x3); |
|
|
|
s32 clear_stencil; |
|
|
|
|
|
|
|
INSERT_PADDING_WORDS(0x6C); |
|
|
|
INSERT_PADDING_WORDS(0x17); |
|
|
|
|
|
|
|
struct { |
|
|
|
u32 enable; |
|
|
|
union { |
|
|
|
BitField<0, 16, u32> min_x; |
|
|
|
BitField<16, 16, u32> max_x; |
|
|
|
}; |
|
|
|
union { |
|
|
|
BitField<0, 16, u32> min_y; |
|
|
|
BitField<16, 16, u32> max_y; |
|
|
|
}; |
|
|
|
} scissor_test; |
|
|
|
|
|
|
|
INSERT_PADDING_WORDS(0x52); |
|
|
|
|
|
|
|
s32 stencil_back_func_ref; |
|
|
|
u32 stencil_back_mask; |
|
|
|
@ -1002,6 +1016,7 @@ ASSERT_REG_POSITION(vertex_buffer, 0x35D); |
|
|
|
ASSERT_REG_POSITION(clear_color[0], 0x360); |
|
|
|
ASSERT_REG_POSITION(clear_depth, 0x364); |
|
|
|
ASSERT_REG_POSITION(clear_stencil, 0x368); |
|
|
|
ASSERT_REG_POSITION(scissor_test, 0x380); |
|
|
|
ASSERT_REG_POSITION(stencil_back_func_ref, 0x3D5); |
|
|
|
ASSERT_REG_POSITION(stencil_back_mask, 0x3D6); |
|
|
|
ASSERT_REG_POSITION(stencil_back_func_mask, 0x3D7); |
|
|
|
|