|
|
|
@ -22,6 +22,7 @@ Maxwell3D::Maxwell3D(Core::System& system, VideoCore::RasterizerInterface& raste |
|
|
|
MemoryManager& memory_manager) |
|
|
|
: system{system}, rasterizer{rasterizer}, memory_manager{memory_manager}, |
|
|
|
macro_interpreter{*this}, upload_state{memory_manager, regs.upload} { |
|
|
|
InitDirtySettings(); |
|
|
|
InitializeRegisterDefaults(); |
|
|
|
} |
|
|
|
|
|
|
|
@ -69,6 +70,10 @@ void Maxwell3D::InitializeRegisterDefaults() { |
|
|
|
regs.stencil_back_func_mask = 0xFFFFFFFF; |
|
|
|
regs.stencil_back_mask = 0xFFFFFFFF; |
|
|
|
|
|
|
|
regs.depth_test_func = Regs::ComparisonOp::Always; |
|
|
|
regs.cull.front_face = Regs::Cull::FrontFace::CounterClockWise; |
|
|
|
regs.cull.cull_face = Regs::Cull::CullFace::Back; |
|
|
|
|
|
|
|
// TODO(Rodrigo): Most games do not set a point size. I think this is a case of a
|
|
|
|
// register carrying a default value. Assume it's OpenGL's default (1).
|
|
|
|
regs.point_size = 1.0f; |
|
|
|
@ -86,6 +91,159 @@ void Maxwell3D::InitializeRegisterDefaults() { |
|
|
|
regs.rt_separate_frag_data = 1; |
|
|
|
} |
|
|
|
|
|
|
|
#define DIRTY_REGS_POS(field_name) (offsetof(Maxwell3D::DirtyRegs, field_name))
|
|
|
|
|
|
|
|
void Maxwell3D::InitDirtySettings() { |
|
|
|
const auto set_block = [this](const u32 start, const u32 range, const u8 position) { |
|
|
|
const auto start_itr = dirty_pointers.begin() + start; |
|
|
|
const auto end_itr = start_itr + range; |
|
|
|
std::fill(start_itr, end_itr, position); |
|
|
|
}; |
|
|
|
dirty.regs.fill(true); |
|
|
|
|
|
|
|
// Init Render Targets
|
|
|
|
constexpr u32 registers_per_rt = sizeof(regs.rt[0]) / sizeof(u32); |
|
|
|
constexpr u32 rt_start_reg = MAXWELL3D_REG_INDEX(rt); |
|
|
|
constexpr u32 rt_end_reg = rt_start_reg + registers_per_rt * 8; |
|
|
|
u32 rt_dirty_reg = DIRTY_REGS_POS(render_target); |
|
|
|
for (u32 rt_reg = rt_start_reg; rt_reg < rt_end_reg; rt_reg += registers_per_rt) { |
|
|
|
set_block(rt_reg, registers_per_rt, rt_dirty_reg); |
|
|
|
rt_dirty_reg++; |
|
|
|
} |
|
|
|
constexpr u32 depth_buffer_flag = DIRTY_REGS_POS(depth_buffer); |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(zeta_enable)] = depth_buffer_flag; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(zeta_width)] = depth_buffer_flag; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(zeta_height)] = depth_buffer_flag; |
|
|
|
constexpr u32 registers_in_zeta = sizeof(regs.zeta) / sizeof(u32); |
|
|
|
constexpr u32 zeta_reg = MAXWELL3D_REG_INDEX(zeta); |
|
|
|
set_block(zeta_reg, registers_in_zeta, depth_buffer_flag); |
|
|
|
|
|
|
|
// Init Vertex Arrays
|
|
|
|
constexpr u32 vertex_array_start = MAXWELL3D_REG_INDEX(vertex_array); |
|
|
|
constexpr u32 vertex_array_size = sizeof(regs.vertex_array[0]) / sizeof(u32); |
|
|
|
constexpr u32 vertex_array_end = vertex_array_start + vertex_array_size * Regs::NumVertexArrays; |
|
|
|
u32 va_reg = DIRTY_REGS_POS(vertex_array); |
|
|
|
u32 vi_reg = DIRTY_REGS_POS(vertex_instance); |
|
|
|
for (u32 vertex_reg = vertex_array_start; vertex_reg < vertex_array_end; |
|
|
|
vertex_reg += vertex_array_size) { |
|
|
|
set_block(vertex_reg, 3, va_reg); |
|
|
|
// The divisor concerns vertex array instances
|
|
|
|
dirty_pointers[vertex_reg + 3] = vi_reg; |
|
|
|
va_reg++; |
|
|
|
vi_reg++; |
|
|
|
} |
|
|
|
constexpr u32 vertex_limit_start = MAXWELL3D_REG_INDEX(vertex_array_limit); |
|
|
|
constexpr u32 vertex_limit_size = sizeof(regs.vertex_array_limit[0]) / sizeof(u32); |
|
|
|
constexpr u32 vertex_limit_end = vertex_limit_start + vertex_limit_size * Regs::NumVertexArrays; |
|
|
|
va_reg = DIRTY_REGS_POS(vertex_array); |
|
|
|
for (u32 vertex_reg = vertex_limit_start; vertex_reg < vertex_limit_end; |
|
|
|
vertex_reg += vertex_limit_size) { |
|
|
|
set_block(vertex_reg, vertex_limit_size, va_reg); |
|
|
|
va_reg++; |
|
|
|
} |
|
|
|
constexpr u32 vertex_instance_start = MAXWELL3D_REG_INDEX(instanced_arrays); |
|
|
|
constexpr u32 vertex_instance_size = |
|
|
|
sizeof(regs.instanced_arrays.is_instanced[0]) / sizeof(u32); |
|
|
|
constexpr u32 vertex_instance_end = |
|
|
|
vertex_instance_start + vertex_instance_size * Regs::NumVertexArrays; |
|
|
|
vi_reg = DIRTY_REGS_POS(vertex_instance); |
|
|
|
for (u32 vertex_reg = vertex_instance_start; vertex_reg < vertex_instance_end; |
|
|
|
vertex_reg += vertex_instance_size) { |
|
|
|
set_block(vertex_reg, vertex_instance_size, vi_reg); |
|
|
|
vi_reg++; |
|
|
|
} |
|
|
|
set_block(MAXWELL3D_REG_INDEX(vertex_attrib_format), regs.vertex_attrib_format.size(), |
|
|
|
DIRTY_REGS_POS(vertex_attrib_format)); |
|
|
|
|
|
|
|
// Init Shaders
|
|
|
|
constexpr u32 shader_registers_count = |
|
|
|
sizeof(regs.shader_config[0]) * Regs::MaxShaderProgram / sizeof(u32); |
|
|
|
set_block(MAXWELL3D_REG_INDEX(shader_config[0]), shader_registers_count, |
|
|
|
DIRTY_REGS_POS(shaders)); |
|
|
|
|
|
|
|
// State
|
|
|
|
|
|
|
|
// Viewport
|
|
|
|
constexpr u32 viewport_dirty_reg = DIRTY_REGS_POS(viewport); |
|
|
|
constexpr u32 viewport_start = MAXWELL3D_REG_INDEX(viewports); |
|
|
|
constexpr u32 viewport_size = sizeof(regs.viewports) / sizeof(u32); |
|
|
|
set_block(viewport_start, viewport_size, viewport_dirty_reg); |
|
|
|
constexpr u32 view_volume_start = MAXWELL3D_REG_INDEX(view_volume_clip_control); |
|
|
|
constexpr u32 view_volume_size = sizeof(regs.view_volume_clip_control) / sizeof(u32); |
|
|
|
set_block(view_volume_start, view_volume_size, viewport_dirty_reg); |
|
|
|
|
|
|
|
// Viewport transformation
|
|
|
|
constexpr u32 viewport_trans_start = MAXWELL3D_REG_INDEX(viewport_transform); |
|
|
|
constexpr u32 viewport_trans_size = sizeof(regs.viewport_transform) / sizeof(u32); |
|
|
|
set_block(viewport_trans_start, viewport_trans_size, DIRTY_REGS_POS(viewport_transform)); |
|
|
|
|
|
|
|
// Cullmode
|
|
|
|
constexpr u32 cull_mode_start = MAXWELL3D_REG_INDEX(cull); |
|
|
|
constexpr u32 cull_mode_size = sizeof(regs.cull) / sizeof(u32); |
|
|
|
set_block(cull_mode_start, cull_mode_size, DIRTY_REGS_POS(cull_mode)); |
|
|
|
|
|
|
|
// Screen y control
|
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(screen_y_control)] = DIRTY_REGS_POS(screen_y_control); |
|
|
|
|
|
|
|
// Primitive Restart
|
|
|
|
constexpr u32 primitive_restart_start = MAXWELL3D_REG_INDEX(primitive_restart); |
|
|
|
constexpr u32 primitive_restart_size = sizeof(regs.primitive_restart) / sizeof(u32); |
|
|
|
set_block(primitive_restart_start, primitive_restart_size, DIRTY_REGS_POS(primitive_restart)); |
|
|
|
|
|
|
|
// Depth Test
|
|
|
|
constexpr u32 depth_test_dirty_reg = DIRTY_REGS_POS(depth_test); |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(depth_test_enable)] = depth_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(depth_write_enabled)] = depth_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(depth_test_func)] = depth_test_dirty_reg; |
|
|
|
|
|
|
|
// Stencil Test
|
|
|
|
constexpr u32 stencil_test_dirty_reg = DIRTY_REGS_POS(stencil_test); |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_enable)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_func_func)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_func_ref)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_func_mask)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_op_fail)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_op_zfail)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_op_zpass)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_front_mask)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_two_side_enable)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_func_func)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_func_ref)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_func_mask)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_op_fail)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_op_zfail)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_op_zpass)] = stencil_test_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(stencil_back_mask)] = stencil_test_dirty_reg; |
|
|
|
|
|
|
|
// Color Mask
|
|
|
|
constexpr u32 color_mask_dirty_reg = DIRTY_REGS_POS(color_mask); |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(color_mask_common)] = color_mask_dirty_reg; |
|
|
|
set_block(MAXWELL3D_REG_INDEX(color_mask), sizeof(regs.color_mask) / sizeof(u32), |
|
|
|
color_mask_dirty_reg); |
|
|
|
// Blend State
|
|
|
|
constexpr u32 blend_state_dirty_reg = DIRTY_REGS_POS(blend_state); |
|
|
|
set_block(MAXWELL3D_REG_INDEX(blend_color), sizeof(regs.blend_color) / sizeof(u32), |
|
|
|
blend_state_dirty_reg); |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(independent_blend_enable)] = blend_state_dirty_reg; |
|
|
|
set_block(MAXWELL3D_REG_INDEX(blend), sizeof(regs.blend) / sizeof(u32), blend_state_dirty_reg); |
|
|
|
set_block(MAXWELL3D_REG_INDEX(independent_blend), sizeof(regs.independent_blend) / sizeof(u32), |
|
|
|
blend_state_dirty_reg); |
|
|
|
|
|
|
|
// Scissor State
|
|
|
|
constexpr u32 scissor_test_dirty_reg = DIRTY_REGS_POS(scissor_test); |
|
|
|
set_block(MAXWELL3D_REG_INDEX(scissor_test), sizeof(regs.scissor_test) / sizeof(u32), |
|
|
|
scissor_test_dirty_reg); |
|
|
|
|
|
|
|
// Polygon Offset
|
|
|
|
constexpr u32 polygon_offset_dirty_reg = DIRTY_REGS_POS(polygon_offset); |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(polygon_offset_fill_enable)] = polygon_offset_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(polygon_offset_line_enable)] = polygon_offset_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(polygon_offset_point_enable)] = polygon_offset_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(polygon_offset_units)] = polygon_offset_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(polygon_offset_factor)] = polygon_offset_dirty_reg; |
|
|
|
dirty_pointers[MAXWELL3D_REG_INDEX(polygon_offset_clamp)] = polygon_offset_dirty_reg; |
|
|
|
} |
|
|
|
|
|
|
|
void Maxwell3D::CallMacroMethod(u32 method, std::vector<u32> parameters) { |
|
|
|
// Reset the current macro.
|
|
|
|
executing_macro = 0; |
|
|
|
@ -108,6 +266,14 @@ void Maxwell3D::CallMethod(const GPU::MethodCall& method_call) { |
|
|
|
|
|
|
|
const u32 method = method_call.method; |
|
|
|
|
|
|
|
if (method == cb_data_state.current) { |
|
|
|
regs.reg_array[method] = method_call.argument; |
|
|
|
ProcessCBData(method_call.argument); |
|
|
|
return; |
|
|
|
} else if (cb_data_state.current != null_cb_data) { |
|
|
|
FinishCBData(); |
|
|
|
} |
|
|
|
|
|
|
|
// It is an error to write to a register other than the current macro's ARG register before it
|
|
|
|
// has finished execution.
|
|
|
|
if (executing_macro != 0) { |
|
|
|
@ -143,49 +309,19 @@ void Maxwell3D::CallMethod(const GPU::MethodCall& method_call) { |
|
|
|
|
|
|
|
if (regs.reg_array[method] != method_call.argument) { |
|
|
|
regs.reg_array[method] = method_call.argument; |
|
|
|
// Color buffers
|
|
|
|
constexpr u32 first_rt_reg = MAXWELL3D_REG_INDEX(rt); |
|
|
|
constexpr u32 registers_per_rt = sizeof(regs.rt[0]) / sizeof(u32); |
|
|
|
if (method >= first_rt_reg && |
|
|
|
method < first_rt_reg + registers_per_rt * Regs::NumRenderTargets) { |
|
|
|
const std::size_t rt_index = (method - first_rt_reg) / registers_per_rt; |
|
|
|
dirty_flags.color_buffer.set(rt_index); |
|
|
|
} |
|
|
|
|
|
|
|
// Zeta buffer
|
|
|
|
constexpr u32 registers_in_zeta = sizeof(regs.zeta) / sizeof(u32); |
|
|
|
if (method == MAXWELL3D_REG_INDEX(zeta_enable) || |
|
|
|
method == MAXWELL3D_REG_INDEX(zeta_width) || |
|
|
|
method == MAXWELL3D_REG_INDEX(zeta_height) || |
|
|
|
(method >= MAXWELL3D_REG_INDEX(zeta) && |
|
|
|
method < MAXWELL3D_REG_INDEX(zeta) + registers_in_zeta)) { |
|
|
|
dirty_flags.zeta_buffer = true; |
|
|
|
} |
|
|
|
|
|
|
|
// Shader
|
|
|
|
constexpr u32 shader_registers_count = |
|
|
|
sizeof(regs.shader_config[0]) * Regs::MaxShaderProgram / sizeof(u32); |
|
|
|
if (method >= MAXWELL3D_REG_INDEX(shader_config[0]) && |
|
|
|
method < MAXWELL3D_REG_INDEX(shader_config[0]) + shader_registers_count) { |
|
|
|
dirty_flags.shaders = true; |
|
|
|
} |
|
|
|
|
|
|
|
// Vertex format
|
|
|
|
if (method >= MAXWELL3D_REG_INDEX(vertex_attrib_format) && |
|
|
|
method < MAXWELL3D_REG_INDEX(vertex_attrib_format) + regs.vertex_attrib_format.size()) { |
|
|
|
dirty_flags.vertex_attrib_format = true; |
|
|
|
} |
|
|
|
|
|
|
|
// Vertex buffer
|
|
|
|
if (method >= MAXWELL3D_REG_INDEX(vertex_array) && |
|
|
|
method < MAXWELL3D_REG_INDEX(vertex_array) + 4 * Regs::NumVertexArrays) { |
|
|
|
dirty_flags.vertex_array.set((method - MAXWELL3D_REG_INDEX(vertex_array)) >> 2); |
|
|
|
} else if (method >= MAXWELL3D_REG_INDEX(vertex_array_limit) && |
|
|
|
method < MAXWELL3D_REG_INDEX(vertex_array_limit) + 2 * Regs::NumVertexArrays) { |
|
|
|
dirty_flags.vertex_array.set((method - MAXWELL3D_REG_INDEX(vertex_array_limit)) >> 1); |
|
|
|
} else if (method >= MAXWELL3D_REG_INDEX(instanced_arrays) && |
|
|
|
method < MAXWELL3D_REG_INDEX(instanced_arrays) + Regs::NumVertexArrays) { |
|
|
|
dirty_flags.vertex_array.set(method - MAXWELL3D_REG_INDEX(instanced_arrays)); |
|
|
|
const std::size_t dirty_reg = dirty_pointers[method]; |
|
|
|
if (dirty_reg) { |
|
|
|
dirty.regs[dirty_reg] = true; |
|
|
|
if (dirty_reg >= DIRTY_REGS_POS(vertex_array) && |
|
|
|
dirty_reg < DIRTY_REGS_POS(vertex_array_buffers)) { |
|
|
|
dirty.vertex_array_buffers = true; |
|
|
|
} else if (dirty_reg >= DIRTY_REGS_POS(vertex_instance) && |
|
|
|
dirty_reg < DIRTY_REGS_POS(vertex_instances)) { |
|
|
|
dirty.vertex_instances = true; |
|
|
|
} else if (dirty_reg >= DIRTY_REGS_POS(render_target) && |
|
|
|
dirty_reg < DIRTY_REGS_POS(render_settings)) { |
|
|
|
dirty.render_settings = true; |
|
|
|
} |
|
|
|
} |
|
|
|
} |
|
|
|
|
|
|
|
@ -214,7 +350,7 @@ void Maxwell3D::CallMethod(const GPU::MethodCall& method_call) { |
|
|
|
case MAXWELL3D_REG_INDEX(const_buffer.cb_data[13]): |
|
|
|
case MAXWELL3D_REG_INDEX(const_buffer.cb_data[14]): |
|
|
|
case MAXWELL3D_REG_INDEX(const_buffer.cb_data[15]): { |
|
|
|
ProcessCBData(method_call.argument); |
|
|
|
StartCBData(method); |
|
|
|
break; |
|
|
|
} |
|
|
|
case MAXWELL3D_REG_INDEX(cb_bind[0].raw_config): { |
|
|
|
@ -261,7 +397,7 @@ void Maxwell3D::CallMethod(const GPU::MethodCall& method_call) { |
|
|
|
const bool is_last_call = method_call.IsLastCall(); |
|
|
|
upload_state.ProcessData(method_call.argument, is_last_call); |
|
|
|
if (is_last_call) { |
|
|
|
dirty_flags.OnMemoryWrite(); |
|
|
|
dirty.OnMemoryWrite(); |
|
|
|
} |
|
|
|
break; |
|
|
|
} |
|
|
|
@ -333,7 +469,6 @@ void Maxwell3D::ProcessQueryGet() { |
|
|
|
query_result.timestamp = system.CoreTiming().GetTicks(); |
|
|
|
memory_manager.WriteBlock(sequence_address, &query_result, sizeof(query_result)); |
|
|
|
} |
|
|
|
dirty_flags.OnMemoryWrite(); |
|
|
|
break; |
|
|
|
} |
|
|
|
default: |
|
|
|
@ -405,23 +540,39 @@ void Maxwell3D::ProcessCBBind(Regs::ShaderStage stage) { |
|
|
|
} |
|
|
|
|
|
|
|
void Maxwell3D::ProcessCBData(u32 value) { |
|
|
|
const u32 id = cb_data_state.id; |
|
|
|
cb_data_state.buffer[id][cb_data_state.counter] = value; |
|
|
|
// Increment the current buffer position.
|
|
|
|
regs.const_buffer.cb_pos = regs.const_buffer.cb_pos + 4; |
|
|
|
cb_data_state.counter++; |
|
|
|
} |
|
|
|
|
|
|
|
void Maxwell3D::StartCBData(u32 method) { |
|
|
|
constexpr u32 first_cb_data = MAXWELL3D_REG_INDEX(const_buffer.cb_data[0]); |
|
|
|
cb_data_state.start_pos = regs.const_buffer.cb_pos; |
|
|
|
cb_data_state.id = method - first_cb_data; |
|
|
|
cb_data_state.current = method; |
|
|
|
cb_data_state.counter = 0; |
|
|
|
ProcessCBData(regs.const_buffer.cb_data[cb_data_state.id]); |
|
|
|
} |
|
|
|
|
|
|
|
void Maxwell3D::FinishCBData() { |
|
|
|
// Write the input value to the current const buffer at the current position.
|
|
|
|
const GPUVAddr buffer_address = regs.const_buffer.BufferAddress(); |
|
|
|
ASSERT(buffer_address != 0); |
|
|
|
|
|
|
|
// Don't allow writing past the end of the buffer.
|
|
|
|
ASSERT(regs.const_buffer.cb_pos + sizeof(u32) <= regs.const_buffer.cb_size); |
|
|
|
ASSERT(regs.const_buffer.cb_pos <= regs.const_buffer.cb_size); |
|
|
|
|
|
|
|
const GPUVAddr address{buffer_address + regs.const_buffer.cb_pos}; |
|
|
|
const GPUVAddr address{buffer_address + cb_data_state.start_pos}; |
|
|
|
const std::size_t size = regs.const_buffer.cb_pos - cb_data_state.start_pos; |
|
|
|
|
|
|
|
u8* ptr{memory_manager.GetPointer(address)}; |
|
|
|
rasterizer.InvalidateRegion(ToCacheAddr(ptr), sizeof(u32)); |
|
|
|
memory_manager.Write<u32>(address, value); |
|
|
|
const u32 id = cb_data_state.id; |
|
|
|
memory_manager.WriteBlock(address, cb_data_state.buffer[id].data(), size); |
|
|
|
dirty.OnMemoryWrite(); |
|
|
|
|
|
|
|
dirty_flags.OnMemoryWrite(); |
|
|
|
|
|
|
|
// Increment the current buffer position.
|
|
|
|
regs.const_buffer.cb_pos = regs.const_buffer.cb_pos + 4; |
|
|
|
cb_data_state.id = null_cb_data; |
|
|
|
cb_data_state.current = null_cb_data; |
|
|
|
} |
|
|
|
|
|
|
|
Texture::TICEntry Maxwell3D::GetTICEntry(u32 tic_index) const { |
|
|
|
|